AD-A255 287

Gate-All-Around Device

Final technical report (RHD-04)

P. Smeys and J.P. Colinge IMEC vzw Kapeldreef 75 B-3001 leuven, Belgium



			
Accesion	n For		_
NTIS	CRA&I	V	
DUC	_	[.]	
Uname	unced		
Jacutica	ation	promise of	
			**
Ву			
Distib	11:01		
://	entability	Caltie	
		programme and a second	
Dist	Attai in A Speci		
	i cj.co.		
160			
1771			
L			

5 July 1991 - 4 July 1992

Work performed under US Air Force grant # AFOSR-90-0360 (Project Task 2306/J3)

92-24844

92 9 08 037

DTIC QUALITY INSPERIE

Form Approved REPORT DOCUMENTATION PAGE OMB No. 0704-0128 Public recording burden for this collection of information is estimated to average 1 now our resource, including the time for reviewing instructions, starctimg expanding sale source, gathering and maintaining the data needed, and converting and reviewing the collection of information. Send comments registering this burden estimate or any other eccent of this collection of information, including suggestions for reducing this burden, to Washington resolution metal contracts. Directorate for information contracts and Record, 1215 Jertemon Dawn Aughren, 2012 (2024) 202, and to the Office of Management and Budget, Pacenwork Reduction Project 10704-0188), Washington, C. 1980. 1. AGENCY USE ONLY (Leave blank) 2. REPORT DATE 3. REPORT TYPE AND DATES COVERED Sept 4, 1992 Final technical report 5 JUL 91-4 JUL 92 S. FUNDING NUMBERS 4. TITE AND SUBTITUE Gate-all-around device, Final Technical Report G-AFOSR-90-0360 (Project task 2306/J3) & AUTHORISE P. Smevs and J.P. Colinge 7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) L PERFORMING ORGANIZATION REPORT NUMBER IMEC Kapeldreef 75 3001 Leuven, Belgium RHD-04 9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) 10. SPONSORING/MONITORING AGENCY REPORT NUMBER EOARD 223/231 Old Marylebone Road London, NMI 5TH, England

11. SUPPLEMENTARY NOTES

24. DISTRIBUTION/AVAILABILITY STATEMENT	12b. DISTRIBUTION CODE
Approved for public use Distribution unlimited	
and the second s	

13. ABSTRACT (Maximum 200 words)

The gate-all-around device is an SOI MOS field-effect transistor. The gate electrode and the thin gate oxide are wrapped around the active channel region. No other insulator (field oxide or buried oxide) is in contact with the active region of the device. The gate-all-around device exhibits a high transconductance (up to 4 times that of a normal SOI transistor), an ideally sharp subthreshold slope, and demonstrates the concept of volume inversion in the SOI films. Both n-channel and p-channel devices have been fabricated.

14. SUBJECT TERMS			15. NUMBER OF PAGES
Silicon-on-insulator d	levices and circuits		16. PRICE CODE
17. SECURITY CLASSIFICATION	18. SECURITY CLASSIFICATION	19. SECURITY CLASSIFICATION OF ABSTRACT	20. LIMITATION OF ABSTRACT
OF REPORT unclassified	of this page unclassified	unclassified	UL

NSM 7540-01-280-5500

Standard Form 298 (Rev. 2-89) Processed by ANN Sec. 279-18

Table of Contents

1. Description of the problem	
2. The Gate-All-Around Device	1
3. Process Description	2
3.1. N-channel devices	
3.2. P-channel devices	4
3.3. Process simulation for the GAA device	5
3.4. Process flow chart	6
3.5. Process splits	8
4. Device results	9
4.1 Device physics	9
5. Irradiation results	13
6. Packaged devices	15
ANNEX I: Process flow	19
ANNEX II: Electrical characteristics	20
ANNEX III: Chip layout	21

1. Description of the problem

SOI MOSFETs are known for their potential for application in circuits operating in harsh environments and have been shown to exhibit superior performances in high-temperature and ionizing environments. The resistance of SOI devices to alpha particle and heavy ion impact (SEU) is inversely proportional to the volume of silicon in which the device is made, *i.e.* inversely proportional to the thickness of the SOI layer. The same dependence on film thickness is expected for gamma-dot phenomena, for the same reasons¹.

The problem preventing one from utilizing thin-film, fully depleted devices for radhard applications is the poor total dose immunity of thin-film devices.² Indeed, as charges accumulate in the buried oxide layer upon irradiation, several problems do arise: at first, front threshold voltage shifts appear, due to the coupling between front and back gate depletion zones, and secondly, back-channel leakage appears as the back oxide charge density becomes too high.

The effect of total dose on the device properties depends on the thickness of the oxide in contact with the silicon. A much larger amount of oxide charges are generated in a SIMOX buried oxide, for instance, than in the gate oxide. The charge generated, ΔQ_{ox} , is roughly proportional to the oxide thickness. In addition, the threshold shift generated by oxide charges, ΔV_{th} , is also proportional to the oxide thickness. In consequence, back threshold voltage shift is roughly proportional to the square of the oxide thickness

 $(\Delta V_{th} \cong \frac{\Delta Q_{ox} \; t_{ox}}{\epsilon_{ox}} \; , \; \text{with} \; \Delta Q_{ox} \cong t_{ox}). \; \text{The accumulation of charges in the buried oxide}$

induces a shift of the front-side threshold voltage as well because of the electrical coupling present between the front and the back gate in thin-film fully depleted devices. An obvious way of minimizing the effects of total-dose exposure is to reduce the thickness of the oxide layers surrounding the active silicon. Unfortunately, no practical means have been found as yet to produce thin, gate-quality buried oxides. Buried oxides have typical thicknesses of 400 nm or $1 \mu \text{m}$, when produced by the SIMOX or ZMR techniques, respectively.

2. The Gate-All-Around Device

The solution proposed by the gate-all-around device consists in surrounding the whole active area of the transistor with thin, gate-quality oxide. This gate oxide is itself surrounded by the polysilicon gate electrode, which provides ground potential when the device is turned OFF.

The work performed last year (see the first annual technical report (RHD-02)) has resulted in the publication of several scientific articles, one of which in association with the NRL, Washington D.C., and DNA, Alexandria, VA. These publications are:

J.P. Colinge, Silicon-On-Insulator Technology: Materials to VLSI, Kluwer Academic Publishers, p. 178, 1991

D.C. Mayer, "Modes of operation and radiation sensitivity of ultrathin SOI transistors", Proceedings of the IEEE SOS/SOI Technology Conference, pp. 52-53, 1989


- "Silicon-on-insulator gate-all-around device", J.P. Colinge, M.H. Gao, A. Romano, H. Maes, and C. Claeys, Proc. IEEE SOS/SOI Technology Conf., p. 137, Oct. 1990
- "Silicon-on-insulator gate-all-around device", J.P. Colinge, M.H. Gao, A. Romano, H. Maes, and C. Claeys, IEDM, P. 595, 1990
- "Radiation effects in gate-all-around structures", R.K. Lawrence, J.P. Colinge, H.L. Hughes, and G.E. Davis, Proceedings IEEE International SOI Conference, 1991, p. 80
- "An analytical model for GAA transistors", A. Terao and F. Van de Wiele, Microelectronic Engineering 15, (1991), pp. 233-236
- "Characteristics of nMOS/GAA transistors near threshold", P. Francis, A. Terao, D. Flandre and F. Van de Wiele, paper accepted for ESSDERC (European Solid-State Research Conference), 1992
- "High temperature characteristics of GAA/SOI transistors and circuits", P. Francis, A. Terao and D. Flandre, submitted to the IEEE International SOI Conference, 1992
- "Low-frequency behaviour of GAA SOI transistors", E. Simoen, U. Magnusson, C. Claeys, and J.P. Colinge, submitted to the IEEE International SOI Conference, 1992

3. Process Description

3.1. N-channel devices


The process starts with standard SIMOX wafers. The thickness of the starting silicon film is 180 nm. A 60 nm-thick pad oxide is grown, and a 200 nm-thick film of silicon nitride is deposited. A mask step is used to pattern the nitride as well as the silicon film in a dry etch reactor. Using the nitride as a mask, 600 nm of oxide are grown on the edge of the silicon island. Such an oxidation as for consequence to smooth the edges of the silicon island and has been reported to be useful to improve gate oxide breakdown properties.³ The nitride and the pad oxide are then wet etched, and a second masking step is used to define areas where the underlying oxide (as well as the edge oxide) will be etched. Etching of the buried silicon leaves a beam (bridge) of silicon free-standing over a cavity (Figure below) The silicon bridge is supported at both ends by the original buried oxide. The free-standing part of the silicon island will later on become the active part of the device (the channel region), while those parts still supported by the underlying oxide will become the source and the drain.

M. Haond et al, "Gate oxide breakdown behaviour in a mesa SOI CMOS process", Proceedings of the IEEE SOS/SOI Technology Conference, pp. 68-69, 1989



Gate-All-Around device after etching of a cavity underneath the silicon island

A thick thermal gate oxide is then grown at 850°C in dry oxygen. Its thickness is either 50 nm (in one split) or 30 nm (in another split). Boron is there implanted to adjust threshold voltage. A 450 nm-thick polysilicon film is the deposited in a LPCVD furnace at a temperature of 620°C. Because of the excellent conformal deposition of LPCVD polysilicon, gate material is deposited not only at the top of the device, but also in the cavity below the silicon bridge. Polysilicon is, hence, deposited all around the gate oxide which itself is grown all around the channel region of the silicon island (hence the name: Gate-All-Around Device.) The polysilicon film is then implanted with phosphorous ions, and a long (4 hours) annealing step is used to diffuse the phosphorous everywhere in the polysilicon, even underneath the silicon bridge, where no ions are implanted. The polysilicon is then etched using a mask step to define the gate, after which phosphorous is implanted to form self-aligned sources and drains (Figure below) After source and drain anneal, low temperature oxide is deposited, and contact hole are etched. A standard metallization step completes the process. Care is taken not to use steps at temperatures higher than 800°C after the gate oxide has been grown.



Gate-All-Around device after source and drain formation


3.2. P-channel devices

The process starts with standard SIMOX wafers. The thickness of the starting silicon film is 180 nm. A 60 nm-thick pad oxide is grown, and a 200 nm-thick film of silicon nitride is deposited. A mask step is used to pattern the nitride as well as the silicon film in a dry etch reactor. Using the nitride as a mask, 600 nm of oxide are grown on the edge of the silicon island. Such an oxidation as for consequence to smooth the edges of the silicon island and has been reported to be useful to improve gate oxide breakdown properties. The nitride and the pad oxide are then wet etched, and a second masking step is used to define areas where the underlying oxide (as well as the edge oxide) will be etched. Etching of the buried silicon leaves a beam (bridge) of silicon free-standing over a cavity. The silicon bridge is supported at both ends by the original buried oxide. The freestanding part of the silicon island will later on become the active part of the device (the channel region), while those parts still supported by the underlying oxide will become the source and the drain. A thick thermal gate oxide is then grown at 850°C in dry oxygen. Its thickness is 50 nm. Boron is there implanted to adjust threshold voltage. A 450 nm-thick polysilicon film is the deposited in a LPCVD furnace at a temperature of 620°C. Because of the excellent conformal deposition of LPCVD polysilicon, gate material is deposited not only at the top of the device, but also in the cavity below the silicon bridge. Polysilicon is, hence, deposited all around the gate oxide which itself is grown all around the channel region of the silicon island (hence the name: Gate-All-Around Device.) The polysilicon film is then implanted with phosphorous ions, and a long (4 hours) annealing step is used to diffuse the phosphorous everywhere in the polysilicon, even underneath the silicon bridge, where no ions are implanted. The polysilicon is then etched using a mask step to define the gate, after which phosphorous is implanted to form self-aligned sources and drains. After source and drain anneal, low temperature oxide is deposited, and contact hole are etched. A standard metallization step completes the process. Care is taken not to use steps at temperatures higher than 800°C after the gate oxide has been grown.

A lithography with minimum feature size of 3 µm was used for the process. Similar devices were made without etching a cavity underneath the silicon island. These devices are thus classical SOI MOSFETs, and can be used for comparing the electrical properties of Gate-All-Around devices and classical SOI MOSFETs, both before and after exposure to ionizing radiations.

The next page presents the SUPREM-III simulation files used to model the Gate-All-Around fabrication process as well as the result of PISCES-IIb simulation of the device behaviour.

3.3. Process simulation for the GAA device



Suprem simulation of the impurity profile (top) and Pisces simulation of the n-channel devices (middle and bottom top). The Suprem input file is listed above.

3.4. Process flow chart

Get 10 SIMOX wafers from JP Colinge	Macro Step Description			W	AFE	R
Get 10 SIMOX wafers from JP Colinge		7	8	·····	,	
Get 10 SIMOX wafers from JP Colinge x	SIMOX=S, BULK P-CH=P, NCH=N, TEST=T	S	S	S	S	S
Get 5 bulk wafers, n-type <100>, 4-6 ohm.cm Label SIMOX wafers with numbers 7 to 16 Label p-type bulk wafers wafers with numbers 1 to 3, and 17 and 19 Label n-type bulk wafers wafers with numbers 4 to 6, and 18 and 20 Measure thickness of SIMOX wafers with UV/vis reflectance Pad oxidation: grow 30 nm, dry oxygen, 1000C Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride Measure nitride thickness "" Litho: active area "" Canon exposure, develop, hardbake Plasma etch 200nm of nitride "" Litho: n-channel mask "" Canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Anneal in N2, 950C, 90 min Measure field oxidation: grow 600nm steam 1000C Note the field oxidation: grow 600nm steam 1000C Note the field oxidation ox x x x x x x x x x x x x x x x x x	Get 10 SIMOX wafers from JP Colinge				**********	
Label SIMOX wafers with numbers 7 to 16 Label p-type bulk wafers wafers with numbers 1 to 3, and 17 and 19 Label n-type bulk wafers wafers with numbers 4 to 6, and 18 and 20 Measure thickness of SIMOX wafers with UV/vis reflectance x x x x x x x x x x x x x x x x x x x	Get 5 bulk wafers, p-type <100>, 10-25 ohm.cm					
Label p-type bulk wafers wafers with numbers 1 to 3, and 17 and 19 Label n-type bulk wafers wafers with numbers 4 to 6, and 18 and 20 Measure thickness of SIMOX wafers with UV/vis reflectance	Get 5 bulk wafers, n-type <100>, 4-6 ohm.cm					
Label n-type bulk wafers wafers with numbers 4 to 6, and 18 and 20 Measure thickness of SIMOX wafers with UV/vis reflectance	Label SIMOX wafers with numbers 7 to 16	X	X	X	Х	X
Measure thickness of SIMOX wafers with UV/vis reflectance x	Label p-type bulk wafers wafers with numbers 1 to 3, and 17 and 19					
Measure thickness of SIMOX wafers with UV/vis reflectance x	Label n-type bulk wafers wafers with numbers 4 to 6, and 18 and 20					
Strip oxide in BHF	Measure thickness of SIMOX wafers with UV/vis reflectance	×	X	X	×	Х
Measure thickness of SIMOX wafers with UV/vis reflectance	grow 100 nm of oxide	Х	Х	Х	х	X
grow 31 nm of oxide	strip oxide in BHF	X	X	Х	X	χ
Strip oxide in BHF Measure thickness of SIMOX wafers with UV/vis reflectance Pad oxidation: grow 30 nm, dry oxygen, 1000C Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride X X X X X X Measure nitride thickness **** Litho: active area **** Canon exposure, develop, hardbake Plasma etch 200nm of nitride X X X X X X Plasma etch 200nm of nitride Etch 30nm pad oxide in BHF (dewetting on bulk) **** Litho: n-channel mask **** Canon, develop, hardbake ***** Litho: n-channel mask **** Canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 **** Wet/dry resist strip **** Anneal in N2, 950C, 90 min **** 0.13 µm trench etch in silicon (stop on oxide) Field oxidation: grow 400nm steam 1000C Field oxidation: grow 400nm steam 1000C **** nspect field oxidation **** X X X X X X X X X X X X X X X X X	Measure thickness of SIMOX wafers with UV/vis reflectance	X	X	X	X	X
Measure thickness of SIMOX wafers with UV/vis reflectance Pad oxidation: grow 30 nm, dry oxygen, 1000C Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride X X X X X X Measure nitride thickness "** Litho: active area *** Canon exposure, develop, hardbake Plasma etch 200nm of nitride Etch 30nm pad oxide in BHF (dewetting on bulk) Wet/dry resist strip X X X X X X Wet/dry resist strip Pield implant: Boron, 50 keV, 4e14 Wet/dry resist strip Met/dry resist	grow 31 nm of oxide	X	X	X	Х	X
Pad oxidation: grow 30 nm, dry oxygen, 1000C Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride	strip oxide in BHF					
Pad oxidation: grow 30 nm, dry oxygen, 1000C Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride	Measure thickness of SIMOX wafers with UV/vis reflectance					
Measure pad oxide thickness on wafers 22 to 25 Deposit 200nm nitride						
Deposit 200nm nitride Measure nitride thickness Thick cactive area Canon exposure, develop, hardbake Plasma etch 200nm of nitride Etch 30nm pad oxide in BHF (dewetting on bulk) Wet/dry resist strip Thick canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Thick canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Thick canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Thick canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Thick canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip Thick canon, develop, hardbake Thick canon, dev	Measure pad oxide thickness on wafers 22 to 25					
Measure nitride thickness "** Litho: active area *** Canon exposure, develop, hardbake	}	X	Х	X	Х	Х
Plasma etch 200nm of nitride x <t< td=""><td>Measure nitride thickness</td><td></td><td></td><td></td><td></td><td></td></t<>	Measure nitride thickness					
Plasma etch 200nm of nitride x <t< td=""><td>*** Litho: active area *** Canon exposure, develop, hardbake</td><td>×</td><td>Х</td><td>×</td><td>X</td><td>Х</td></t<>	*** Litho: active area *** Canon exposure, develop, hardbake	×	Х	×	X	Х
Wet/dry resist strip "" Litho: n-channel mask *** Canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip anneal in N2, 950C, 90 min "" X X X X X X "" Anneal in N2, 950C, 90 min "" X X X X X X X X X X X X X X X X X X	Plasma etch 200nm of nitride	Х	X	Х	Х	χ
Wet/dry resist strip "" Litho: n-channel mask *** Canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip anneal in N2, 950C, 90 min "" X X X X X X "" Anneal in N2, 950C, 90 min "" X X X X X X X X X X X X X X X X X X	Etch 30nm pad oxide in BHF (dewetting on bulk)	Х	X	X	Х	X
Titho: n-channel mask *** Canon, develop, hardbake Field implant: Boron, 50 keV, 4e14 Wet/dry resist strip anneal in N2, 950C, 90 min 0.13 µm trench etch in silicon (stop on oxide) Field oxidation: grow 400nm steam 1000C Field oxidation: grow 600nm steam 1000C nspect field oxidation Wet etch oxide on nitride (20 sec BHF) Wet etch 200nm nitride X X X X X Wet etch 30nm pad oxide mplant: phosphorus: 100keV: 1:e1:1 Gate oxidation: 50 nm @ 850 C, steam		X	X	•	Х	Х
Field implant: Boron, 50 keV, 4e14	*** Litho: n-channel mask *** Canon, develop, hardbake					
Wet/dry resist strip x x x x anneal in N2, 950C, 90 min x x x x 0.13 μm trench etch in silicon (stop on oxide) x x x x x Field oxidation: grow 400nm steam 1000C x x x x x Field oxidation: grow 600nm steam 1000C x x x x x nspect field oxidation x x x x x Wet etch oxide on nitride (20 sec BHF) x x x x x Wet etch 200nm nitride x x x x x Wet etch 30nm pad oxide x x x x mptant:phosphorus: 100keV:1:e1:1 Gate oxidation: 50 nm @ 850 C, steam		X	Х	X	X	
Anneal in N2, 950C, 90 min						
0.13 μm trench etch in silicon (stop on oxide) x <		Х	X	X	Х	
Field oxidation: grow 400nm steam 1000C x <td></td> <td></td> <td></td> <td></td> <td></td> <td>Х</td>						Х
Field oxidation: grow 600nm steam 1000C x x x x x nspect field oxidation x x x x x Wet etch oxide on nitride (20 sec BHF) x x x x x x Wet etch 200nm nitride x x x x x x Wet etch 30nm pad oxide x x x x x Implant: phosphorus: 100keV:1:e11 Gate oxidation: 50 nm @ 850 C, steam		······		Х	Х	Х
nspect field oxidation x						
Wet etch oxide on nitride (20 sec BHF) x x x x x x Wet etch 200nm nitride x x x x x x Wet etch 30nm pad oxide x x x x x x Implant phosphorus 100keV:1:e1:1 300keV:1:e1:1 Gate oxidation: 50 nm @ 850 C, steam 300keV:1:e1:1		Х	X	X	X	X
Wet etch 200nm nitride x x x x x x Wet etch 30nm pad oxide x x x x x x mptant:phosphorus:100keV:1:e1:1	~~~~~					X
Wet etch 30nm pad oxide x x x x x x x mptant: phosphorus: 100keV:1:e1:1: Gate oxidation: 50 nm @ 850 C, steam		***********				X
mplant phosphorus 100keV 1:e11: Gate oxidation: 50 nm @ 850 C, steam						X
Gate oxidation: 50 nm @ 850 C, steam						
COLUZIO: DURDICZZOKO VOLOBA PO POLOBA PO	implant baron 25 keV tett					
	*** Litho: n-channel mask *** Canon, develop, hardbake					
	Implant boron 170 keV 1e12					
	implant boron 60 keV 2.5e11					
	implant boron 60 keV 3e11					
	Strip resist					

*** Litho: ETCH mask *** Canon, develop, hardbake	X	×	X	X	J
Oxide etch in BHF by JPC	 	X	X	×	X
resist strip (NO ULTRASOUNDS!!!)	×	X	×	x	
Gate oxidation: 30 nm @ 850 C, steam	<u>^</u>	1	<u> </u>		<u> </u>
Gate oxidation: 50 nm @ 850 C, steam	1-	X	X	X	U
Measure gate oxide thickness	 	-	<u> </u>		
implant boron 25 keV 1.5e12		×			
implant baron 25 keV 2e12			X		
implant boron 25 keV 2.5e12	X	 		X	
implant phaspharous 60 keV 1e11	:				X
implant baron 30 keV 6et1	:				
implant boron 30 keV 8e11	:				
implant boron 30 keV fet2	:				
deposit polysilicon, thickness=450nm	X	X	Х	X	X
measure polysilicon thickness	1			***************************************	
implant phosphorus 50 keV, 1e16	×	x	х	X	Х
annealing: 45 min @ 800 C in N2	1				
annealing: 240 min @ 800 C in N2	Х	X	X	Х	X
Etch native oxide on poly in HF (dewetting)	×	X	X	X	X
measure polysilicon sheet resistivity		·			
*** Litho: poly gate mask mask *** Canon, develop, hardbake	х	×	×	X	×
Polysilicon plasma etch (thickness=450nm)	×	X	X	X	×
strip resist (NO ULTRASOUNDS!!!)	Х	X	Х	X	х
measure remaining oxide thickness (on source & drain)					
thin S&D oxide to 20 nm in HF 2%	X	×	Х	X	х
*** Litho: n-channel mask *** Canon, develop, hardbake					
implant phosphorus 70 keV 4e15	X	X	Х	X	
strip resist					
*** Litho: p-channel mask *** Canon, develop, hardbake					
implant boron 25 keV 4e15					Х
resist strip					
S&D anneal:180 min @ 800 C in N2	X	х	Х	Х	X
deposit 600 nm undoped TEOS	Х	X	Х	Х	X
densify 30 min @ 800C in O2					
*** Litho: contact holes mask *** Canon, develop, hardbake	Х	х	Х	X	Х
etch oxide in BHF; note time to dewetting					
wet etching contact holes in BHF	X	х	X	Х	x
strip resist (NO ULTRASOUNDS!!!)	Х	Х	X	X	х
Al/Si sputtering: thickness=1 μm	Х	Χ	Χ	Х	Х
*** Litho: metallization mask *** Canon, develop, hardbake	Х	Х	X	X	X
Plasma etch metal + inspection	Х	Χ	Χ	Х	Х
resist strip in microstrip	Х	Х	X	χ	X
sintering 3 wafers forming gas 420C + call JPC	Х				
sintering forming gas 420C + call JPC	Х	Χ	X	X	Х
END	Х	X	X	Χ	Х

Process flow for the GAA device

The detailed process is given in ANNEX I

3.5. Process splits

As can be seen in the process flow, all devices were realized in thin-film SOi (contrarily to the devices in the first annual technical report (RHD-02)), where both thick-film and thin-film devices were made).

- Wafers 8, 9 and 10 contain n-channel devices, and the gate oxide thickness is 50 nm (500 Å).
- Wafer 7 contains n-channel devices, and the gate oxide thickness is 30 nm (300 Å).
- Wafers 11 contains p-channel devices, and the gate oxide thickness is 50 nm (500 Å).

Wafer ID	7	8	9	10	1 1
gate oxide thickness			50 nm		50 nm
N or P channel	N	Ν	N	N	Р

Process splits

4. Device results

All wafers yielded devices with the expected characteristics. The yield, when the devices were probed at the wafer level, was almost 100%.

The electrical characteristics of the GAA devices from the second run (one set of curves for each split) are reported in ANNEX II.


These characteristics are:

- I_D(V_G) for $V_{DS} = 100$ mV, with both linear and logarithmic vertical scales (top left Figure)
- $I_D(V_{DS})$ for $V_G = 0$ to 5 volts, (bottom left Figure)
- Transconductance (g_m) at $V_{DS} = 100$ mV, as a function of gate voltage (bottom right Figure)


All observations made previously (see the first annual technical report (RHD-02)) about the sharp subthreshold slope, the high transconductance and the volume inversion phenomenon are still holding for the present devices. The novelties of the devices from the second run (compared to the previous fabrication run) are the presence of a thinner gate oxide (30 nm), and that of p-channel devices. The particularities of the GAA device physics (from report RHD-02) are recalled in Section 4.1 below.

4.1 Device physics

The two Figures below present the output characteristics of a conventional n-channel SOI MOSFET and a gate-all-around n-channel device. The final silicon thickness of the conventional device is 125 nm, while the thickness of the GAA device is 100 nm (the GAA device is thinner because gate oxide was grown on both front and back interfaces of the silicon film). The SOI MOSFET is partially depleted. Both devices have the same (drawn) physical dimensions (W/L=3 μ m/3 μ m), but, because of the presence of two channels (at the top and bottom of the silicon film), the effective width of the GAA device is 6 μ m.




Output characteristics of a "normal" n-channel SOI MOSFET. $(W/L)_{mask}=3\mu m/3\mu m$.



Output characteristics of an n-channel GAA device. $(W/L)_{mask}=3\mu m/3\mu m$.


It can be observed that the current drive is much higher in the GAA device than in the SOI transistor. The increased drive is, of course, partly due to the larger effective width (6 µm instead of 3 µm) and to the lower threshold voltage (Vth is lower in the GAA device (0.45 V) than in the SOI MOSFET (1.2 V) because of the thinner silicon film and because of the interaction between the top and bottom depletion zones). But another effect has to be taken into consideration to fully account for the increased drive. This effect is called "volume inversion".⁴ It can clearly be observed in the Figure below where the transconductance of a conventional device and that of a GAA device are compared. An additional curve labelled "SOI x 2" presents the transconductance of the SOI MOSFET multiplied by two and shifted to the left by the difference of threshold voltages (Vth,SOI - Vth, GAA) to account for both the presence of two channels and the lower threshold voltage of the GAA device. The grey area represents the extra drive of the GAA device, which is attributed to volume inversion.

F. Balestra et al., IEEE Electron Device Letters, Vol. 8, p. 410, 1987




Transconductance (dI_d/dV_G) at Vds=100 mV in a conventional SOI MOSFET and a GAA device. $(W/L)_{mask} = 3\mu m/3\mu m$.

The Figure below shows that the electron concentration at all depths in the silicon film is much larger than the hole concentration, for all positive gate voltages. The contribution of volume inversion is more pronounced right above threshold, where the inversion layer is distributed across the entire silicon film and where the effects of bulk mobility (in contrast to surface mobility) can be felt.




Carrier distribution as a function of depth in silicon for different gate voltages.

At higher gate voltages, there is still inversion in the centre of the silicon film, but the carriers are now mostly localized in inversion layers near the interfaces. As a result, more scattering occurs, and the transconductance tends to be equal to twice that of that a conventional device.



Electron concentration as a function of depth in silicon for different gate voltages.

Because of the excellent coupling between the surface potentials and the gate voltage, a subthreshold slope of 63 mV/decade is obtained at room temperature (vs. 150 mV/decade in the conventional, partially depleted SOI device). Device measurements were carried at liquid helium temperature (4.2 K) as well. As it was the case at room temperature, no kink is observed in the output characteristics, and the output characteristics are flat (high output impedance). At 4.2 K the subthreshold slope is equal to 24 mV/decade and the threshold voltage is 1.1 V (vs. 0.45 V at room temperature).




Log of current as a function of gate voltage (V_{DS}=100 mV).

The layout of the chip used for device fabrication and the dimensions of the different devices are reported in ANNEX III.


5. Irradiation results

The goal of improving the radiation hardness has been achieved since the device show almost no degradation and only a 200 mV threshold voltage shift after exposure to 10 Mrad(Si) of X-rays ⁵ (ARACOR irradiation equipment). The results of these irradiation tests is presented in the Figure below.



⁵ R. Lawrence, Aracor, private communication

N-channel devices with a 30 nm gate oxide were irradiated using a 60 Co source in the Nuclear Sciences Department of the Université Catholique de Louvain (Belgium). Here are the results of such an irradiation test, carried out on a 3 μ m x 3 μ m n-channel device with a gate oxide thickness of 30 nm. The gate bias used during irradiation is +2 volts. Little leakage is observed after irradiation. The threshold shift is 1 volt, and corresponds to a hole trapping factor value of 0.08.



Logarithm of drain current vs. gate voltage on a $3\mu m \times 3\mu m$ n-channel device with a gate oxide thickness of 30 nm

6. Packaged devices

Packaged devices are provided along with the present report. These devices are n-and p-channel Gate-all-around transistors and n- and p-channel regular thin-film SOI MOSFETs fabricated using the same process as the GAA devices (with the exception of the cavity etch). The Table below indicates the different types of devices found in each package.


Name	Size (L/W)	Type device
G1	3/3 μm	GAA device
G2	3/4 µm	GAA device
G3	5/4 μm	GAA device
Tl	3/3 μm	NMOS / PMOS
T2	3/4 μm	NMOS / PMOS
Т3	5/4 μm	NMOS / PMOS

Devices in each package. G1, G2 and G3 are GAA devices, T1, T2 and T3 are regular thin-film SOI transistors.

It is worthwhile noting that each package contains only a chip from one of the process splits. Therefore each package contains devices with either a 30 nm or a 50 nm gate oxide, and contains either n- or p-channel devices, not both.

Quarter of wafers from each splits (unpackaged devices) have been mailed as well to Dr.Harold Hughes, Naval Research Labs, Washington D.C.

The bonding pad configuration of the chips is presented below. 24-pin DIL packages have been used. Pin #1 is connected to the silicon substrate (the back gate of the regular SOI transistors). The notations are self-explanatory. For instance, pin #4 is connected to the drain of the GAA device #1, and so on. The device names (G1, G2, G3, T1, T2 and T3) refer to the Table on the previous page.



Pin layout of the packages devices

Although all devices were functional prior to bonding, we noticed that some were degraded or destroyed after bonding. The wire-bonding machine of IMEC was indeed experiencing ESD problems at the time where these devices were packaged. As a result, some devices in the packages have lost their functionality. After bonding, all devices were re-tested in order to establish the three Tables below.

The devices which "survived" the bonding may also have been affected, in some way, by the ESD problem. Therefore, we recommend that no voltage larger than 3 volts be used on any terminal of the devices (gate, drain or back gate). This is especially true for the devices with the thinner gate oxide (wafer #7).

Wafer #7 NMOS, 30nm gate oxide

		Dev	/ice n	ame		
Package no.	G1	G2	G3	T1	T2	Т3
7 - 1	X	X	Х	Х	X	Х
7 - 2	аx	СK	Х	X	аĸ	ŏ
7 - 3	аĸ	СK	Χ	αx	X	8
7 - 4	αx	СK	αк	аx	ах	ă
7 - 5	X	σx	Χ	X	(X	8
7 - 6	аx	X	ŏ	ă	(X	δ
7 - 7	X	αX	ŏ	ð	ď	8
7 - 8	X	X	X	Х	8	8
7 - 9	X	Х	ŏ	Х	αX	X
7 - 10	X	Ø	ŏ	X	X	8
7 - 11	Х	αX	X	Ø	X	Х
7 - 12	X	X	X	Х	X	Х
7 - 13	αx	X	ОК	X	ŒΚ	СK

Bonding functionality for packages from wafer 7 (n-channel devices with 30 nm-thick gate oxide. "OK" means that the device works fine, and "X" means that the device has been degraded by ESD during bonding.

Wafer #10 NMOS, 50nm gate oxide

		Dev	rice n	ame					
Package no.	G1	G2	G3	T1	T2	Т3			
10 - 1	X	OX.	аx	X	аx	CX			
10 - 2	СK	αx	СK	α	СK	Q			
10 - 3	X	αx	аx	Х	X	Χ			
10 - 4	Х	αx	аx	ď	αх	αx			
10 - 5	Х	αX	ά	αx	СK	Ŋ			
10 - 6	αх	αx	ð	ά	аĸ	ß			
10 - 7	X	X	ŏ	X	СX	СK			
10 - 8	X	α	ŏ	ď	аx	α			
10 - 9	αx	X	ŏ	ă	αx	α			
10 - 10	X	8	ď	X	Œ	σx			
10 - 11	Χ	8	αX	X	СK	СK			
10 - 12	ά	ď	αx	Χ	ОK	СK			
10 - 13	ά	8	R	Χ	æ	Œ			

Bonding functionality for packages from wafer 10 (n-channel devices with 50 nm-thick gate oxide. "OK" means that the device works fine, and "X" means that the device has been degraded by ESD during bonding.

Wafer #11 PMOS, 50nm gate oxide

1 MOO, Sommi gate Oxide								
		<u>D</u> ev	rice na	ame				
Package no.	G1	G2	G3	T1	T2	T3		
11 - 1	Х	аx	аĸ	Х	ð	æ		
11 - 2	аĸ	ď	ď	аĸ	αX	Ж		
11 - 3	Х	аx	ă	ď	СK	аx		
11 - 4	Х	ď	аĸ	ď	Х	Ø		
11 - 5	Х	ах	ď	ă	аx	g		
11 - 6	ак	ď	ď	ď	аĸ	α		
11 - 7	Х	ак	аĸ	аĸ	æ	Х		
11 - 8	Х	ах	Ж	аĸ	аĸ	ă		
11 - 9	X	аx	ď	ак	аĸ	α		
11 - 10	Х	ФK	ď	ă	аĸ	8		
11 - 11	Х	аx	аĸ	æ	аĸ	аx		
11 - 12	Χ	аx	аĸ	а×	СK	ах		
11 - 13	Χ	СK	аĸ	ακ	ак	Œ		

Bonding functionality for packages from wafer 11 (p-channel devices with 50 nm-thick gate oxide. "OK" means that the device works fine, and "X" means that the device has been degraded by ESD during bonding.

<u>ANNEX I</u>

PROCESS FLOW

The following pages describe in detail the different steps of the fabrication process

SPLIT LOT

0900

27/03/91

SPLT

MV	NS				
CANON PR 4 MV	6104 OU CANON	27/03/91	# WAFERS # TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST SPEED VISUAL INSP OXYGEN FLASH	S1713 SOI ETC SIO2/SI OVEN TRACK PASS NO	39.00
	7314 OU MICROSO		# WAFERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL PPI ACTION	PASS	5 50 50
	7104 OU WET BEN		# WAFERS WETETCHSTUFF WET ETCHANT TEMPERATURE DEVICEWAFER DEVWAFETCTIN	THOX BHF	5
COMMENT : BI	HF: 20' - BAKE:	130C 20' 0V	VEN = BHF:5' = PHF		

DRY US	STR MVOU	7424 PRS800	29/03/91	# WAFERS DRYSTRIPTIME E STRIP TEMP WETSTRIPSTUF WETSTRIPTIME ULTRASON PWR VISUAL INSP	MICRO200	5 30.00 137.00 01 30
G_DOX	975 MVOU	8436 I-4	29/03/91	# WAFERS FUR TYPE DRY OXIDTEMP DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	DRY YES SYSTEM	2 975 40 28.5 .7
READ ME	: MVOU	7010	03/04/91			
G_DOX	975 MVOU	8437 I-4	04/04/91	# WAFERS FUR TYPE DRY OXIDTEMP DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	DRY YES SYSTEM	2 975 90 47.5 .7

READ ME 7011 05/04/91

HLLT

RLLT

COMMENT : SI-BRIDGE OK

READ ME	MVOU	7011	05/04/91			
G_DOX 9	75 HLLT	8438	05/04/91			
COMMENT	: DERDE	WAFERLABE	LING NIET L	LEESBAAR IN SPEC		
	RLLT MVOU	I -4		# WAFERS FUR TYPE DRY OXIDTEMP	DRY	4 975
				DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	YES SYSTEEM	90 49.8 1.1
THK MEAS	8	7358	08/04/91			
Proper .	_MAOA	LEITZ		# WAFERS	C2CM1 /10	4
				TESTWAFER ID MEAN THICK	S3CM1/18	29.7
				S.D. THICK		. 4
				DEVICEWAFER1	S3CM1/18	
				THICKNESS1		29.8
				THICKNESS1 THICKNESS1		30.0 29.2
				THICKNESS1		30.2
				THICKNESS1		29.4
				DEVICEWAFER2	S3CM1/20	
				THICKNESS2		49.5
				THICKNESS2		50.1
				THICKNESS2 THICKNESS2		49.2 50.8
				THICKNESS2		49.8
				NOMTHICKNESS		50
				GTM ACTION	PASS	
I/I-B MU		3292	08/04/91			
	MVOU	NV6200		# WAFERS ION SPECIES IMPLANT DOSE	150f 10 Box (0)	

I/I-B MU L	3292	08/04/91	IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME	910408/3 N0 N0 450E-08	25 2 7.0 3.0 16
I/I-P 1E11 CEDA	3121 NV6200	08/04/91	# WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CULRENT TILT ANGLE RUN NUMBER LELIST ON ? POSTBAKE ?	BOPON 200E 10 ********* 910408/4 NO	1 25 *** 7.0
CEDA	NA6500		CHAMBER VAC H2 COOL PRES TOTAL TIME # WAFFTS IOM SPECIES IMPLANT LOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER	270E-08 BORON 250E 10	3.0 22 2 25 2 7.0
MVOU	NV6200		RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME # WAFERS ION SPECIES IMPLANT DOSE IMPLEDED TOTAL TILT ANGLE PUN NUMBER RESIST ON ?	PHOSPHOPUL Tout of the No.	3.0 28 1

IMEC v.z.w. WORKSTREAM V5.2 Standard Report PAGE 5

Lot number : PLINE240/1 Product : SOI 3UM CMOS

Route : GW S3CMOS1

I/I-P 1E11 3121 08/04/91

CHAMBER VAC 515E-08
H2 COOL PRES
TOTAL TIME

2.0 60

MERGE LOT 0950 08/04/91

MRLT

| UNITS used :

| Oven times are in minutes | Sputter times are in seconds | Etch times per wafer are in seconds Strip times are in minutes | Temperatures are in degrees Celsius

Dimensions are in nm

| Implant dose (ions/cm2); Implant Energy (KeV); Beam current (uA)

PRD INFO CRLT MVOU	7666	25702791			
WFR SELFCT MVOU	7001 KRASPE		LABEL	\$3CM2/1-	-20
THK MEAS_1 MVOU COMMENT : SEE	LEITZ		# WAFERS DEVICEWAFER1 NOMTHICKNESS GTM ACTION S.		10 200
FULL TO FAN	2921 MERCUR	···	# WAFERS CLEAN TYPE	FULL	16
D (0)0 1 8 3	8640 I-3	27/02/91	# WAFERS FUR TYPE DRY OXIDTEMP DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	YES SYSTEEM	10 1000 180 101.6 2.1
WETCH OX MYOU	7101 WET BE	27/02/91 VCH	# WAFERS WETETCHSTUFF WET ETCHANT TEMPERATURE DEVICEWAFER DEVVAFETCTIM	BHF	10 22.0 110

D OX 1000 8642 04/03/91

WETCH OX	7101	27/02/91			
THK_MEAS_2 MVOU COMMENT : MEASU	LEITZ		= WAFERS NOMTHICKNESS GTM ACTION SURED ON VS/VIS.	PASS	19 160
D_OX 1000 MVOU	8641 I-3	28/02/91	# WAFERS FUR TYPE DRY OXIDTEMP DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	DRY YES SYSTEEM	10 1000 32 31.1 .9
WETCH OX HLLT RLLT MVOU	7102 WET BE		# WAFERS WETETCHSTUFF WET ETCHANT TEMPERATURE DEVICEWAFER DEVWAFETCTIM	BHF	5 22.0 43
THK_MEAS_3 MVOU	7353 LEITZ	04/03/91	# WAFERS DEVICEWAFER1 MOMTHICKNESS GTM ACTION	12-16 PASS	5

D_OX 1000 8642 04×03×91 MV0U I-3

VAFERS 15
FUR TYPE DRY
DRY OXIDTEMP 1000
DRY OXID TIM 31
STANDARDRAMP YES
TESTWAFER ID SYSTEEM

30.5 MEAN THICK S.D. THICK . 4

THK_MEAS_4 7354 05/03/91 MVOU LEITZ

WAFERS 4
TESTWAFER ID S3CM1/17-20 NOMTHICKNESS 30 GTM ACTION PASS

COMMENT ANNOTATION: 17: C:32.9 N:33.4 Z:33.9 0:32.7 V:32.5 18: C:33.9 N:32.7 Z:32.7 O:32.9 W:32.3 19: C:32.5 N:32.5 Z:32.5 O:32.7 W:32.3

20: C:32.7 N:32.5 Z:33.2 O:33.0 W:32.1

PLINE240

WAFER S3CM1/16 VERTOONT ZWARTE VLEKJES

(HET IS GEEN RESIST)

COMMENT: MEASUREMENTS SEE LTHL (ALTH).

MITR DEP 1201 05/03/91 MVOU NITRIDE

WAFERS
CLEAN WIP BASIC
FILM TYPE NITRIDE
STANDARD.? YES

STANDARD.? YES
DEPOSIT TIME 99
MEAN THICK S 204.7
S.D. THICK S 2.9
TESTWAFER ID SYSTEEM
PARTICLE_TOT 65
PARTICLE_CM2 .78

. 32 AREA 59 PART RANGE 1 PART RANGE 2 3

FART RANGE 3 PART_RANGE_4

PAGE 4

Lot number : PLINE240 Product : SOI 3UM CMOS Route : GW S3CMOS1

NITR DEP 1201 05/03/91

PART RANGE 5 PART RANGE 6 PART RANGE RABT RANGE 8 1 2 PART RANGE 9 FART RANGE 0 S D PARTIC. 239.57 10 EXCLUSION

THK_MEAS_5 7355 05/03/91 MVOU SPECTRAMAP

WAFERS TESTWAFER ID S3CM1/17-20

NOMTHICKNESS 200

GTM ACTION PASS

COMMENT: MEASUREMENTS SEE LTHL (ALTH).

CANON PR 1 6101 05/03/91 MV0U CANON

WAFERS 16 # TIMES 1
DEHYD TEMP 200
SOFTBAK TEMP 110
PHOTORESIST S1713
MASK ID SOI ACT
EXPOSE TIME 35.00
SUBSTRATE NITRIDE
D.U.V. TIME .00 1 ☐ TIMES 95 POSTBAKETEMP POST METHOD HOTFLATE
DEVELOPMENT TRACK

RESIST SPEED VISUAL INSP PASS OXYGEN FLASH NO

INSP PH 1 7311 06/03/91 MV0U MICROSCOPE

WAFERS PFI EXAMINE PFI FASS 50

4300

PPI FAIL

PPI MARGINAL

INSP PH 1 7311 06/03/91

PPI ACTION PASS

COMMENT : SI F	OF LAYER FULL OF SI-DE	FET ACTION FECTS (STAPELFOU	
	4201 07/03/91 DUAL	# WAFERS RECIPE ID LOGBOOK REF DRYNITRSTUFF ETCH_TIME VISUAL INSP MASK COND ETCHSTOPLEFT ETCHSTOPLEFT ETCHSTOPLEFT ETCHSTOPLEFT ETCHSTOPLEFT	NITRIDE 1105.00 PASS GOOD 30.4 29.8 29.0 29.8
POST ETCHI MVOU	7331 08/03/91 MICROSCOPE	# WAFERS PEI EXAMINE PEI PASS PEI FAIL PEI MARGINAL PEI ACTION	
DRY US STR MVOU	7421 11/03/91 PRS800	# WAFERS DRYSTRIPTIME WETSTRIPSTUF WETSTRIPTIME ULTRASON PWR VISUAL INSP	MICRO2001 30 100.0
VETCH OX MVOU	7103 11/03/01 WET BENCH	# WAFERS WETETCHSTUFF	16 THOY

WETCH OX 7103 11/03/91

VET STOBANT TEMPERATURE

TESTWAFER ID TESWAFETCTIM

DEVICEWAFER

DEVWAFETCTIM

COMMENT: BHF ETCHTIME: 29" + 6" = 35".

CANON PR 2 6102 12/03/91 MVOU CANON # WAFERS 1 = TIMES SOFTBAK TEMP 200
SOFTBAK TEMP 110
PHOTORESIST S1713
MASK ID SOI NCHAN VT
EXPOSE TIME 43.00
SUBSTRATE SI/NITRIDE
D.U.V. TIME 10.00 DEHYD TEMP 200 43.00 10.00 POSTBAKETEMP POST METHOD OVEN DEVELOPMENT TRACK RESIST SPEED VISUAL INSP 4300 PASS OXYGEN FLASH NO INSPIRED 3312 12/03/91 MVOU MICROSCOPE # WAFERS 30 PPI EXAMINE 30 PPI PASS PPI FAIL PPI MARGINAL PPI ACTION PASS I/I-B 1E14 3250 13/03/91 NV6200 # WAFERS ION SPECIES EORON IMPLANT DOSE 400E 12 50 IMP. ENERGY

BEAM CURRENT

111

Lot number : PLINE240

Product : SOI 3UM CMOS Route : GW S3CMOS1

I/I B 1E14 3250 13/03/91

TILT ANGLE 7.0 BUN NUMBER 010313 RESIST ON ? POSTBAKE ? YES MOGO TOTAL TIME

DRY US STR 7422 13/03/91 MVOU PRS800

WAFERS DRYSTRIPTIME E STRIP TEMP WETSTRIPSTUF WETSTRIPTIME

60.00 199.00 MICRO2001 30

5

100.0

ULTRASON PVR VISUAL IÑSP PASS

C ANN 950 8330 14/03/91 MV0U I-2

WAFERS FUR TYPE

ANNEAL TEMP

050 90

10

ANNEAL TIME STANDARDRAMP

SI D FICE 4001 21/03/91 MVOU DUAL

 ₩AFERS RECIPE ID

SI ETCH 91/77 LOGBOOK REF SI XTAL

DRYSIXTSTUFF 420.00 ETCH TIME VISUĀL INSP PASS

G00D MASK COND...

POST ETCH2 7332 05703791

MVOU MICROSCOPE

VAFERS PEI EXAMINE PEI PASS

60 60

PEI FAIL PEI MARGINAL

POST ETCH2 7332 25/03/91

PEI ACTION PASS

COMMENT : FOX	MEASURED ON	WAFERS 9.1	4.11: -/- 400NM.		
C_WOX 1000		25/03/91	# WAFERS FUR TYPE WET OXIDTEMP WET OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	WET YES SYSTEM	10 1000 138 592.4 2.7
C_WOX 1000 MVOU	8141 I-1	26/03/91	# WAFERS FUR TYPE WET OXIDTEMP WET OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK	WET YES SYSTEM	11 1000 75 393.1 4.9
THE MEAS 6 MYOU	/356 LEITZ	27/03/91	# WAFERS DEVICEWAFER1 THICKNESS1 THICKNESS1 THICKNESS1 THICKNESS1 DEVICEWAFER2 THICKNESS2	S3CM1/1 S3CM1/4 PASS	584.9 588.0 587.4 586.6 587.3

THK MEAS 6 7356 27/03/91 C_WOX 1000 8142 27/03/91 CEDA LEITZ # WAFERS DEVICEWAFER1 S3CM1/7 653.0 THICKNESS1 THICKNESS1 THICKNESS1 640.8 THICKNESS1 THICKNESS1 629.9 638.0 DEVICEWAFER2 S3CM1/12 THICKNESS2 647.0 THICKNESS2 643.3 THICKNESS2 632.8 THICKNESS2 THICKNESS2 625.4 635.0 NOMTHICKNESS
GTM ACTION PASS COMMENT : FOX ON SOI-WAFERS: .HICKNESS=THOX SI-FILM+INTERMEDIATE OX # WAFERS MVNS I-1 MET OXID TIW COMMENT: NO ADDITIONAL FIELD OXIDATION IS NEEDED. WETCH NITR /121 27/03/91 MVOU WET BENCH ± WAFERS 20 WETETCHSTUFF THOX WET ETCHANT BHF DEVWAFETCTIM WETCHSTUFF 1 NITRIDE WET ETCHANTI TRANSETCH 60 DEVWAFETTIM1 COMMENT : SPLIT LOT 0900 27/03/91 SPLT MADOR

SPLIT LOT I/I-P 1E11 MVOU	0900 3120 NV6200	27/03/91 28// 3/91	* WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME	PHOSPHORU 100E 09 910328/4 NO NO 586E-09	3 JS 100 7.0 1.5 17
G_DOX 975 MVOU	8435 I-4	29/03/91	# WAFERS FUR TYPE DRY OXIDTEMP DRY OXID TIM STANDARDRAMP TESTWAFER ID MEAN THICK S.D. THICK TESTWAF ID 2 MEAN THICK 2 S.D. THICK 2	DRY YES SYSTEM T17	12 975 90 53.6 3.8 52.3 1.4
I/I=B MU L MVOU	3290 NV6200	29/03/91	# WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME	BORON 100E 09 91032974 NO NO 326E-08	5 25 7.0 2.0 13

	7357 LEITZ		= WAFEPS TESTWAFER ID NOMTHICKNESS GTM ACTION	17.19 PASS	2 50
COMMENT ANNOTAS	S3CM		9 N=48.8 Z=49.7 (9 N=49.9 Z=49.5 (
CANON PR 3 MVOU	6103 CANON	03/04/ 91	# WAPERS # TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST SPEED VISUAL INSP OXYGEN FLASH		4 1 200 110 28 VT 40.00 10.00 150
INSP PH 3	7313 MICROS		# WAFERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL PPI ACTION	PASS	4 20 20

INSP PH 3 I/I-B MU L MVOU	7313 3291 NV6200	04/04-91	# VAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME	E08-00 100E 10 910404/3 NO NO 419E-08	3 170 2 7.0 3.0 16
DRY US STR CEDA	7423 ::V6200 NV6200		# WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME # WAFERS ION SPECIES IMPLANT DOSE	BORON 600E 09 910404/4 YES NO 463E-09 BORON 800E 09	2 30 1 7.0 3.0 19 3
CEDA	NV6200		IMPLANT DUSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME = VAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY	910404/5 YES NO 503E-09 BORCH 100E-10	30 1 7.0 3.0 22 2

DRY US STR 7423 747 41 BEAM FURRENT TILT ANGLE BUN NUMBER TES RESIST ON ? NO POSTBAKE ? CHAMBER VAC 537E-09 H2 COOL PRES 3.0 TOTAL TIME 14 MVOU PRS800 # VAFERS DRYSTRIPTIME E_STRIP_TEMP 30.00 166.00 WETSTRIPSTUF MICRO2000 WETSTRIPTIME 30 ULTRASON PWR 100.C VISUAL INSP PASS 100.0 COMMENT: WAFER S3CM1/16:LITTLE SPOTS IN FIELD REGIONS: NOT RESIST. JUMP TO OP 0600 05/04/91 **Y**1315

MERGE LOT 0050 08/04/91 MELT MUGU

FOLY GATE 1101 00-04/91 MIGHT POLY # WAFERS 20
CLEAN WIP BASIC
FILM TYPE POLY
STANDARD.? YES
DEPOSIT TIME 38.1
MEAN THICK S 447.4
S.D. THICK S 1.6
TESTMAFER ID SYSTEEM

WAFERS 4 TESTWAFER ID SECMI-17-20

THK	MEAS	Q	7359	09/04/91
7 111			1 1 1 1 1	C / 1/4/ - 1

DEVICEWAFER1	\$30M1/17
THICKNESS1	447.3
THICKNESS1	447.9
THICKNESS1	449 9
THICKNESS1	448.9
THICKNESS1	450.3
DEVICEWAFER2	S3CM1/18
THICKNESS2	446.4
THICKNESS2	446.4
THICKNESS2	447.9
THICKNESS2	446.4
THICKNESS2	448.6
NOMTHICKNESS	450
GTM ACTION	PASS

COMMENT ANNOTATION: VALUE CHANGED FOR PARAMETER THICKNESS2

UNIT Centre

FROM 444.9 TO 446.4

VALUE CHANGED FOR PARAMETER THICKNESS2

UNIT East

FROM 444.6 TO 446.4

VALUE CHANGED FOR PARAMETER THICKNESS:

UNIT North

FROM 448.9 TO 447.9

VALUE CHANGED FOR PARAMETER THICKNESS2

UNIT South

FROM 445.7 TO 446.4

VALUE CHANGED FOR PARAMETER THICKNESS2

UNIT West

TO 448.6 FROM 448.9

VALUE CHANGED FOR PARAMETER # WAFERS

UNIT

FROM 15 TO 19

COAT	FRONT	6901	09/04/91		
	CEDA	LEITZ		#	WAF
				T	EST!

# WAFERS	4
TESTWAFER ID	S3CM1/17-20
DEVICEWAFER1	S3CM1/19
THICKNESS1	444.9
THICKNESS1	444.6
THICKNESS1	448.9
THICKNESS1	445 7

COAT	FRONT	6901	09/04/91			
COAT	LEGAT	0901	07/04/71	THICKNESS1		448.9
				DEVICEWAFER2	S3CM1/20	
				THICKNESS2	27.0411.50	445.3
				THICKNESS2		444.9
				THICKNESS2		449.9
				THICKNESS2		447.0
				THICKNESS2		449.9
				NOMTHICKNESS		450
				GTM ACTION	PASS	
	MVOU	MTI		# WAFERS		19
				# TIMES		1
				DEHYD TEMP		200
				MISCSPINSTUF	S3413	
				RESIST SPEED		4600
				D.U.V. TIME		.00
				POSTBAKETEMP		150
				POST METHOD	OVEN	
				POSTBAKETIME	150E-01	
WETCH	POLY	7111	09/04/91			
	MVOU	WET BE	NCH	# WAFERS		19
				VETETCHSTUFF	POLY	
				WET ETCHANT	POLYETCH	ISTUF
				TEMPERATURE		22.0
				TESTWAFER ID	S3CM1/20	
				TESWAFETCTIM	0 301. 2 0	120
				DEVICEWAFER	ALL	120
				DEVVAFETCTIM	ALL	190
COMME	איד . פררטפו	POLY UET	PTCU 1 DUE	DIP OF 10" IS	DOME	150
COMME	NI : DEFURE	PULL WEI	EICH, A BHF	DIP OF 10 15	DOME.	
WETCH	ХО	7105	09/04/91			
	MVOU	WET BE	****	# WAFERS		19
	.,,,,,			WETETCHSTUFF	THOX	
				WET ETCHANT	BHF	
				TEMPERATURE	<i>D</i> 111	22.0
				TESTVAFER ID	S3CM1/2C	
				TESVAFETCTIM	3.0m1/20	, 58
					41.1	טכ
				DEVICEVAFER	ALL	56
				DEVWAFETCTIM		20
				· - · · · · · · · · · · · · · · · · · ·		

DRY US STR MV	7425 OU PRS800		# WAFERS DRYSTRIPTIME E STRIP TEMP WETSTRIPSTUF WETSTRIPTIME ULTRASON PWR VISUAL INSP	1 MICRO200	19 30.00 65.00 0 30 .0
I/I-P 1E16 MV	3170 OU NV6200		# WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME		50 700 7.0
	6300 DU I-2 RCM1/5 GEBROKEN		# WAFERS FUR TYPE ANNEAL TEMP ANNEAL TIME STANDARDRAMP	ANN YES	12 800 45
C_ANN 600 MVC	8301 DU I-2	12/04/91	# WAFERS FUR TYPE ANNEAL TEMP ANNEAL TIME STANDARDRAMP	ANN	7 800 240

WETCH OX	MVOU	7106 1 WET BENC		# WAFERS WETETCHSTUFF WET ETCHANT TEMPERATURE TESTVAFER ID TESVAFETCTIM DEVICEWAFER DEVWAFETCTIM	18 THOX BHF 22.0 S3CM1/17-20 14 ALL -(5.12) 14
RES_MEAS	1 CCEDA MVOU	7371 1 FOURDIM FOURDIM	5/04/91	# WAFERS TESTWAFER ID MEAN RESISVY S.D. RESISVY GRM ACTION # WAFERS TESTWAFER ID MEAN RESISVY S.D. RESISVY GRM ACTION	190E 00 224E-02 PASS
CANON FR	5 Myey	6105 2 CANON	4/04/91	= WAFERS = TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST SPEED VISUAL INSP OXYGEN FLASH	14 1 200 110 \$1713 \$01 POLY 24.00 POLY .00 95 HOTPLATE TRACK 4300 PASS NO

INSP PH 5 MVQU	7315 24/04/91 MICROSCOPE	# WAFERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL PPI ACTION	5 50 50 50
PLY_1511e MVOU	4102 26/04/91 TEGAL	# WAFERS RECIPE ID LOGBOOK REF DRYPOLYSTUFF ETCH TIM BRK ETCH TIM BLK ETCH TIM OVN DEVWAF MV 1 DEVWAF SD 1 DEVWAF SD 1 DEVWAF SD 2 VISUAL INSP MASK COND	POLY 18 30 120 518.3 5.3 5.52 10.3
- M VOU	7333 29/04/91 MICROSCOPE TRNSTRS:ON A LOT OF THE	# WAFERS PEI EXAMINE PEI PASS PEI FAIL PEI MARGINAL PEI ACTION CM: BLACK DOTS AT	
DRY US STR MVOU	7426 03705:91 FR\$800	# WAFERS DRYSTRIPTIME E STRIP TEMP WETSTRIPSTUF	14 50.00 149.00 MICRO2000

DRY US STR 7426 (3.05/91

WEISTEIPIIME ULTRASON PWF VISUAL INSP PASS

COMMENT ANNOTATION: WAFERS7-11: AFTER SUPPLEMENTARY DRY + WET

STRIP: STILL VERY FEW PIECES OF THIN BLACK "WIRES" AT THE EDGE OF SOME POLY STRUCTURES

OF THE AAG-WAFERS.

1: C=37.9 N=39.1 Z=38.9 O=38.3 W=39.2 2: C=39.8 N=40.3 Z=39.5 O=39.4 W=39.6 3: C=38.0 N=39.1 Z=38.9 U=36.7 W=38.4 4: C=37.7 N=38.8 Z=38.4 O=37.7 W=38.8 6: C=40.6 N=41.4 Z=42.0 0=40.2 W=41.0 17:C=40.2 N=42.0 Z=41.2 0=42.0 M=41.0 18:C=20.6 N=22.1 Z=23.1 O=23.0 W=22.3

COMMENT : ALL WAFERS: 2 X (DRY:30'+WET:30' STRIP). 7-11: + DRY: 30'.

THE MEASIO 7360 03/05/91 MV0U LEITZ ≈ WAFERS TESTWAFER ID 17 MEAN THICK S.D. THICK DEVICEWAFER1 1-4.6 40 NOMTHICKNESS GTM ACTION PASS

WETCH 0X 7107 06/05/91 MVOU LEITZ

WAFERS WETETCHSTUFF THOX WET ETCHANT CHAT TEMPERATURE 22.0 TEMPERATURE
TESTWAFER ID 17 TESWAFETCTIM 104 DEVICEWAFER ALL DEVWAFETCTIM 8.7

COMMENT ANNOTATION: \$30M1/1: C=17.2 N=18.4 Z=18.6 0=10.1 V=20.9

\$3CM1/2: C=18.6 N=20.1 Z=10.5 0=20.1 V=20.1 \$3CM1/3: C=18.2 N=20.0 Z=18.7 C=18.0 V=10.8 \$3CM1/4: C=16.4 N=17.3 Z=20.7 C=10.5 M=20.1

WETCH OX

		\$3C%	Ise: C=20.)	Na 21 16 2 2 2 2 15 6	=01.	2-11
CANON PR	ь MVOU	6106 CANON	(re (15) 9]	= WAFERS # TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST_SPEED VISUAL INSP	S1713 SOI NPL THOX OVEN TRACK PASS NO	200 110 US 31.00 10.00 150
IMSP PH e	Myou	7316 MICROSO		= WAFERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL PPI ACTION	PASS	20 20
I/I-P MU	H MVOU	3195 NV6200	07/05/ 91	# WAFERS ION SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER PESIST ON ? FOSTBAKE ? CHAMBER VAC H2 COOL PRES	PHOSPHO 400E 13 010507/ YES 00 700E-08	70 300 7.0

I/I=P MU H 3195 07/05/91 331 DRY US STR 7427 08765791 # WAFERS 4

DRYSTRIPTIME 60.00
E STRIP TEMP 189.00
WETSTRIPSTUF MICRO2000
WETSTRIPTIME 30
ULTPASON PWR .0 MVOU PRS800 ULTRASON PWR .0 VISUAL INSP PASS COMMENT: ON WAFER S3CM1/13: ON A FEW PLACES: (POLY PRINT OF) RUBBISH. CANON PR 7 6107 08/05/91 MVOU CANON # WAFERS # TIMES DEHYD TEMP 200 DEHYD TEMP 200 SOFTBAK TEMP 110 PHOTORESIST S1713 MASK ID SOI P PLUS EXPOSE TIME
SUBSTRATE
D.U.V. TIME
POSTBAKETEMP 10.00 POST METHOD OVEN
DEVELOPMENT TRACK
RESIST SPEED
VISUAL INSP PASS 4300 OXYGEN FLASH NO INSP PH 7 7317 08/05/91 MVOU MICROSCOPE = WAFERS 4 20 20 PPI EXAMINE PPI PASS FPI FAIL PPI MARGINAL
PPI ACTION PASS

I·I·B MU	H MVOU	3295 NV6200	13/05/01	= WAFEPS IGN SPECIES IMPLANT DOSE IMP. ENERGY BEAM CURRENT TILT ANGLE RUN NUMBER RESIST ON ? POSTBAKE ? CHAMBER VAC H2 COOL PRES TOTAL TIME	BORON 400E 13 910513/2 YES YES 500E-08	25 181 7.0 3.0 552
DRY US ST	R MVOU	7428 PRS800	14/05/91	* WAFERS DRYSTRIPTIME WETSTRIPSTUF WETSTRIPTIME ULTRASON PWR VISUAL IÑSP	MICRO200	4 60.00 1 30 .0
C_ANN 80	n MVOU	8302 I-2	14/05/91	= WAFERS FUR TYPE ANNEAL TEMP ANNEAL TIME STANDARDRAMP	ANN YES	14 800 180
		1001 TEOS	15/05/91	# WAFERS FILM TYPE STANDARD.? DEPOSIT TIME MEAN THICK S S.D. THICK S PARTICLE TOT PARTICLE CM2 APEA		16 56.6 503.1 5.6 62 .74

IMEC v.c.w. Lot number : PL Product : SOI 38 Route : GW_S3CM	INE240 UM CMOS	ORKSTREAM V5.2	Standard Repor	rt.	FAGE
TEOS UNSG	1001	15/05/91	PART_RANGE_1 PART_RANGE_2 PART_RANGE_3 PART_RANGE_5 PART_RANGE_6 PART_RANGE_7 PART_RANGE_6 PART_RANGE_9 PART_RANGE_0 S_D_PARTIC. EXCLUSION	47 14 1 62.60	
C_ANN 800 MV0U	8303 I-2		# WAFERS FUR TYPE ANNEAL TEMP ANNEAL TIME STANDARDRAMP	800 30	
CAMON PR 8 MVOU	6108 CANO		# WAFERS # TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST SPEED VISUAL INSP OXYGEN FLASH	S1713	

23

INSP PH 8 7318 16/05/91

•	~ .	, :	-	3.7
ŗ		٠,	Ξ	J-4

	7318 16/05/91 MICROSCOPE OLE OP:1,3,9,16. OP 1	R VAPERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL PPI ACTION 3:SPORADISCH KLE	
MVQU	7108 16/05/91 WET BENCH 17: 2'45". 18: 3'.	# WAFERS WETETCHSTUFF WET ETCHANT TEMPERATURE TESTWAFER ID TESWAFETCTIM DEVICEWAFER DEVWAFETCTIM	3HF 22.0 17.18 180 ALL
DRY US STR MYOU	7429 17/05/91 PRS800	# WAFERS DRYSTRIPTIME WETSTRIPSTUF WETSTRIPTIME ULTRASON PVR VISUAL INSP	14 30.00 MICRO2001 30 .0
FRNT ALSI MVOU	5201 21/05/91 LLS801	# WAFERS SPUTTALSTUFF SPUTTER TEMP PROCESS NAME TARGET LIFE SPUTTER TIME TESTVAFER ID MEAN SHEET R S.D. SHEET R REFLECTIVITY LAYER WEIGHT	WARM 310H 32036 1100 TEST26 311E-94

FRNT ALSI	5201	21/05/91			
CANON PR 9 MVOU	6109 CANON		# WAFERS # TIMES DEHYD TEMP SOFTBAK TEMP PHOTORESIST MASK ID EXPOSE TIME SUBSTRATE D.U.V. TIME POSTBAKETEMP POST METHOD DEVELOPMENT RESIST SPEED VISUAL INSP OXYGEN FLASH	PASS	30.00 10.00 150
INSP PH PM MYOU	7319 MICROSC		# WAFERS PPI EXAMINE PPI PASS PPI FAIL PPI MARGINAL EPI ACTION	FASS	50 50
INL D_ETCH MVOU	4401 INLINE	28/05/91 `	* WAFERS RECIPE ID LOGBOOK REF DRY AL STUFF TOPTIVETCTIM ETCH TIM BRK ETCH TIM END ETCH TIM OVN BOTTIVETCTIM PASSIV TIME VISUAL INSP MASK COND	C001 91/196 A:SI	14 10 166 25

IMEC v.g.w. Wefsigram Vold Standard Report PAGE 16

Lot number : PLINE240 Product : SOI 3UM CMOS Route : GW \$3CMOS1

INL D_ETCH 4441 28, 5,01

POST_ETCH4 7334 29 005 091 MICROSCOPE

WAFERS PEI EXAMINE PEI PASS

PEI FAIL PEI MARGINAL

PEI ACTION PASS

DRY US STR 7430 29:05/91 MVOU PR\$800

WAFERS DRYSTRIPTIME E_STRIP_TEMP

40.00 149.50

WETSTRIPSTUF WETSTRIPTIME ULTRASON PWR

VISUAL INSP PASS

COMMENT : SUPPLEMENTARY DRY STRIP IN PR\$800: 201.

SINTER 420 9720 29/05/91 MVOU II 4

SINTER TIME

TEMPERATURE

WAFERS 3 SINT AMBIENT FORMINGGAS

-20.0 20

SINTER 42) 9721 29/05/91

MVOU II-4

WAFERS 14
FUR TYPE SIN
SINT AMBIENT FORMINGAS TEMPERATURE SINTER TIME

400.0 20

END PROCES 9999 30705791

END REPORES APPROX (FOR 15079)

UNITS used :

 Oven times are in minutes : Sputter times are in seconds * Etch times per wafer are in seconds Strip times are in minutes Temperatures are in degrees Celsius Dimensions are in no

Implant dose (ions/cm2): Implant Energy (KeV): Beam current (uA)

ELECTRICAL CHARACTERISTICS


This Annex reports the electrical characteristics of the GAA devices from the second run (one set of curves for each split) .

These characteristics are:


- $I_D(V_G)$ for $V_{DS} = 100$ mV, with both linear and logarithmic vertical scales (top left Figure)
- $I_D(V_{DS})$ for $V_G = 0$ to 5 volts, (bottom left Figure)
- Transconductance (g_m) at $V_{DS} = 100$ mV, as a function of gate voltage (bottom right Figure)

Page 20 A

- - ATD/AND



Wale 10 GAR m.ch tox=5009




ID (LA)

100.0

10.00

W () = AZZ/AVB



4/7/27 - ()

3

3

Page 20 C

ANNEX III

CHIP LAYOUT

The following pages describe the layout of the GAA chip

c) Thansistors with N/P source

\	W(UM) L	(מאָט)	NAME	BOURCE	FIGATE	IDRAIN	
	10.01	3.0	H13	934	935	1 889	
\	10.0	5,40 /	н20	936	1 \890	891	
	60.0	3.0	H21	937	988	1 892 1	
	5010	5.0 1	H22	939	1 893	894	

- 7) Gate all-around transistors
 - a) Without etch

W(UM)											N
		3.0									
3.0	1	5.0							-		1
3.0	1	10.0				362					1
4.0	1	3.0	1	C26	}	302		363	1	301	1
4.0		5.0							-		1
		10.0	!	C28	1		1	366	1	304	•

mormal SOT

b) Etch L=2.0 UM


W(UM)												
			0	D2	25	4	81	1	480	1	419	
3.0	1	5.6) I	D2	6	4		1	482	1	420	
3.0		10.0)	D2	7	4		1	483	l	422	
4.0		3.0					24				423	-
4.0	 !	5.0)	D2	9	4	87	1	486	<u> </u>	425	-
											426	


FAA


c) Etch L=3.0 UM

		•			•		DRAIN
3.0							541
3.0	5.0	[∕£30		543		604	542
							544
4.0	1/3.0	E32		546		607	545
4.0	5.0	E33	1	609	1	608	1 547
\$ 4.0	10.0	E34	 * * *	549		610	548

GAA







Page 21 D

